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Abstract
The importance of the inspection process has been magnified by
the requirements of the modern manufacturing environment. In elec
tronics mass-production manufacturing facilities, an attempt is often
made to achieve 100 % quality assurance of all parts, subassemblies,
and finished goods. A variety of approaches for automated visual
inspection of printed circuits have been reported over the last two
decades. In this survey, algorithms and techniques for the automated
inspection of printed circuit boards are examined. A classification
tree for these algorithms is presented and the algorithms are grouped
according to this classification. This survey concentrates mainly on
image analysis and fault detection strategies, these also include the
state-of-the-art techniques. Finally, limitations of current inspection
systems are summarized.
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Introduction

Many important applications of vision are found in the manufacturing and
defense industries. In particular, the problems in manufacturing where vision
continues to play a major role are inspection, measurements, and some assembly
tasks. The order among these topics closely reflects the manufacturing needs.
In most mass-production manufacturing facilities, an attempt is often made
to achieve 100 % quality assurance of all parts, subassemblies, and finished
products. One of the most difficult tasks in this process is that of inspecting
for visual appearance - an inspection that seeks to identify both functional
and cosmetic defects. With the advances in high speed, large memory and
less expensive computers, image processing, pattern recognition, and artificial
intelligence have resulted in better and cheaper industrial image analysis equip
ment. This made the electronics industry active in applying automated visual
inspection in manufacturing/fabricating processes that include printed circuit
boards, IC chips, photomasks, etc. Nello [1] gives a summary of the machine
vision inspection applications in electronics industry.
Human operators monitor the results of the more than fifty process steps
required to fabricate a printed circuit board (PCB). They simply inspect the
work visually against prescribed standards. These decisions made by human
inspectors often involve subjective judgment, in addition to its being labor in
tensive [2] and therefore costly. Whereas automatic inspection systems remove
the subjective aspects and provide fast, quantitative dimensional assessments.
These systems do not get tired, do not suffer burnouts and are consistent day
in and day out. Applied at each appropriate step of the assembly process they
can prevent value being added after a defect has occurred, reduce rework costs,
and make electrical test more efficient. All of this means better quality at
lower cost. [3, 4, 5, 6] have emphasized the importance of automatic inspection
systems in the electronics industry.
The major PCB manufacturing stages and process steps involve bareboard
fabrication, loaded board assembly, soldered board process. The increase in
automated production line technology has initiated substitutes for human visual
inspection rapidly. These systems have been produced with distinct and limited
capabilities for covering the fault spectrum at each significant stage of PCB
manufacture [5]. Even to date, automatic bare PCB inspection is considered
to be the most matured industrial visual inspection application. The problem
of loaded board and soldered board inspection have been addressed but the
results are typically limited to detection of more noticeable discrepancies. Due
to the following criteria, the sophistication in automated visual inspection has
become a part of modern manufacturing environment [6, 7]:
• relieve human inspectors of the tedious jobs involved,
• industry set quality levels so high that sampling inspection is not appli
cable,
• production rates so high that manual inspection is not feasible,
• tolerances so tight that manual visual inspection is inadequate,
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• configuration management and defect tracing require computer assistance,
• the reasons that circuit boards are becoming increasingly more complex
while the circuit board features themselves are becoming smaller has made
visual inspection by human operators impossible. Progress in surfacemount technology has resulted in a swift gain in the mounting density
among PCBs. This in turn contributed to improved functions, enhanced
performance and diminishing size among PCBs, which in turn has con
tributed to the complexity of the inspection problem, and
• as the packaging technologies become increasingly complex, substrates
become more costly.
Most vision systems for automated industrial inspection are custom de
signed, so they are suitable only for one specific application. A variety of
approaches for automated optical inspection of printed circuit boards (PCB’s)
have been reported over the last two decades. Earlier studies (surveys), [8, 9, 10]
have a list of papers which have been published till 1987. Since then, there has
been significant improvements in the field to justify a new survey study. In
this survey, algorithms and techniques for the automated inspection of PCB’s
are examined. We concentrate mainly on image analysis and fault detection
strategies, which include the state-of-the-art techniques. Limitations of cur
rent inspection systems are presented. One of the goals of this study is to
collect most (if not all) of the articles in this field published to date, to classify
and discuss them according to the methodologies employed. All of these will
be discussed under a consistent set of terminologies (where variations will be
mentioned) in the hope that such a unified treatment would be helpful.

1.1

Types of Inspection

Inspection procedures can be broadly divided into two classes: electrical/contact
methods and non-electrical/non-contact methods. Electrical test can find flaws
such as shorts and opens; the others require some other methods of detection.
Some of the advantages and disadvantages of these methods are given in [11].
An image of a PCB can be acquired using visible or invisible light and then
analyzed for defects. Most common and reliable methods reported in the liter
ature have made use of light in the visible part of the spectrum. This section
briefly lists some of the different inspection systems based on different imaging
technologies. Some of the non-contact automatic inspection methods that are
currently available in industries are [12, 13]:
• A u tom a tic V is u a l/O p tica l inspection Optical testers can find de
fects other than shorts, and opens, such as line width errors, pad mouse
bites, and trace misplacements. This paper focuses on this inspection
method.
• X -ra y im aging is used for rapid and precise measurements of multilayer
PCBs. Based on the measurements of individual test pads or test coupons,
the system supplies specific information on layer registration, distortion
and the torsion of the layers. X-rays also reveal minute defects, such as
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hairline cracks around the via, which escape other methods of inspection.
SMD defects like heel cracking, voids, component misalignment, bridging,
insufficient solder, excess solder, solder threads and balls, poor wetting
and bent leads can be detected using X-rays.
• Scanned-B eam Lam inography provide cross-sectional X-ray imaging
which separates the top and bottom sides, or any other layer to the PCB,
into cleanly separated images. The basic principle of laminography is to
move the X-ray source and the X-ray image detector around on opposite
sides of the object. As long as the X-ray beam always passes through the
same points in the object and the same points in the detector simulta
neously, a cross-sectional image is formed in real-time. By changing the
size of the X-ray scanning circle, the field of view and magnification of
the image can be varied on the fly. This enables inspection of fine-pitch
components at high magnification and of other components at normal
magnification to optimize throughput.
• T h erm al im aging system s Indicate hot spots on operating PCBs point
ing out shorts and overstressed components. Usually these systems find
success in applications where automated measurement of heat is utilized
to understand process performance or where temperature measurement
and control are vital to process yield.

1.2

Defects

Printed circuit boards are inspected extensively before the insertion of com
ponents and the soldiering process to isolate defects (also called anomalies or
faults). Even though automated approaches are used in the verification of art
work [14], before beginning actual etching process on the board, bareboard
defects still exist. Wesley Hall [14] outlines the processing and post processing
involved in the verification of artwork design. A variety of defects can afflict
the copper pattern of PCBs; not all mean immediate rejection of the board
from consideration. The types of faults range from hair-line (eg. size equal to
100 microns) breaks and bridges as small as 1 mm between conductor paths
to unacceptable enlargements and reductions in line widths to poorly formed
plated through holes. The anomalies looked at, for example are: unetched cop
per, open (break or cut), partial open (mousebite or nicks), scratches or cracks,
shorts, incipient short (fine wiring), overetching, underetching (abnormal wire
width) , pad size violations, spurious (excess or residual) metal, spurs (protru
sions or whiskers or smears), cracking of walls of holes, violations of spacing of
holes, violation of spacing of conductor traces, etc. A wide variety of terminol
ogy is used in naming these faults. Above list gives the commonly associated
names used in naming the defects, followed by other popular/unpopular names
in parenthesis. Figure 1 shows an artificial defect free PCB image pattern. This
figure depicts through hole PCB patterns, printed wiring board patterns, and
surface mount PCB patterns in the same image. This is because as most of
the defects are common to all the three varieties of boards, the three different
patterns are shown in one example image. Figure 2 shows the same image pat
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tern as in Figure 1 with a variety of defects shown in it. Though each defect
shown in the figure is a representative example for that particular defect, the
shape and size of the defect varies from one occurrence to the other. Smaller
and smaller lines and spaces make these defects more serious, more likely and
harder to detect. According to many quality studies, open/partial open, short,
pinhole, spurious copper, overetch, breakout are the most frequent defects that
occur. These defects are caused due to one or more of the following errors [11]:
• caused by thermal expansion of the artwork during printing, or by defec
tive etching,
• dirt on board, air bubbles from electrolysis,
• incorrect electrolysis timing,
• mechanical misregistrations,
• distortions of the PCB due to warping, etc.
Thibadeau in [15] gives a good summary of some defects that occur in
printed boards with causes that occur during fabrication. Inspection of bare
PCBs demand:
• high-speed (about 30 seconds [5]),
• high data rate,
• high detection accuracy, and
• a low false-alarm rate.
The dimensional variations in the conductor spacings and widths due to sea
sonal temperature and humidity changes should be taken into account. Further,
1mm faults require at least 0.5 mm imaging resolution, therefore dust, hair, lint
and fingerprints become unwanted noise sources for false alarms, making cleanroom conditions necessary [5]. Although it is possible to detect initial defects
such as conductor breaks and short circuits through conductor tests, these tests
cannot reveal overetched conductors, limited conductor spacing, and other de
fects that can lead to deterioration with age [16].

2

Components and Terminology Involved

This section briefly defines the most commonly used terminology in this field.
The reader is not provided with any rigorous and complete definitions. Inter
ested readers are advised to refer recent picture processing or machine vision
text books to get a complete understanding of the individual subjects involved.
This section also identifies the major components that an inspection system
consists of.
Though there is distinction between printed circuit boards, printed wiring
boards, and surface mount boards, here in this paper we use the generic term
printed circuit board (PCB) to refer all of them. This is because most of the
defects and defect analysis techniques are common for all of them.
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Figure 1: Example PCB pattern

1. Spurious Copper
2. Conductor Too Close
3. Open Circuit (break)
4. Short
5. Missing Hole
6. Mouse Bite (nick)
7. Wrong Size Hole
8. Pine Hole (void)
9. Missing Conductor
10. Spur (protrusion)
11. Overetch
12. Breakout
13. Underetch
14. Excessive Short

Figure 2: Example PCB pattern showing defects
5

A typical inspection process involves observing the same type of object re
peatedly to detect anomalies. The process involves digitization of the object
to be inspected for visual data and the analysis involves the processing of the
imagery to enhance relevant features and the detection of defects. The inspec
tion procedure of such systems is first to precompile a description of each of a
known set of defects and then to use these models to detect defects in an image.
Another procedure is to model the part by its normal, expected features and
then to use the part model to verify in an image that the part under inspec
tion has all the expected features. Foster et al [7] and Chin [17] outlined the
tasks involved in inspection of printed circuit boards, and industrial inspection
in general. The major components involved in automated visual inspection
systems related to image processing are:
Hardware System The main hardware components of the inspection sys
tem are the illumination system, image acquisition system, and the processor.
Illumination System: The main parameters that characterize the suit
ability of an illumination system to acquire an image of good quality are: (a)
intensity, (b) uniformity, (c) directionality, and (d) spectral profile. The rela
tive importance of these parameters and the degree to which each one must be
controlled are largely governed by the surface characteristics of a given PCB
and the constraints imposed by the camera. Most of the systems that are built
to date either require good lighting conditions or they employ different lighting
techniques. Among the lighting techniques most commonly used are: standard
light sources, indirect and back lighting, fluorescent lighting, reflected lighting,
diffuse illumination [18], fiber-optic, quartz-halogen light sources [19], etc.
Image Acquisition System: Usually consists of a camera or a digitizer
that acts as a sensor. There are a several type of cameras available and the
determination of the appropriate type is dictated by use. Examples of different
types are television camera, a charged coupled device camera, etc. AOI System
Corp. developed the AOI-20 system that utilizes as many as 20 CCD cameras
[16].
Processor: The processor system usually consists of a high speed computer
system. A commercially available inspection systems, AO 1-20, uses a high speed
parallel processing system [16]. Usually most of the commercially available
systems have special processors designed solely for inspection purposes.
Image Enhancement: Involves removal of noise, enhancement of edges,
enhancement of contrast, etc. Thresholding (point processing operation), con
volution (group processing operation), and picture processing (processing over
the entire image) are some of the techniques used for enhancement of the images
[20, 21].
Feature Extraction: The decision regarding what features to be consid
ered is rather subjective and depends on practical situations. Features are
less sensitive with respect to the encountered variations of the original noisy
gray-scale images and provide data reduction while preserving the information
required for the inspection. Most of the procedures used for feature extraction
are simple edge-detection, line tracing, and object shape properties.
Model-Based system: The most common inspection technique is the
model based process which perform inspection by matching the part under
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inspection with a set of predefined models.
Modeling: Involves training, in which the user uses a model part to teach
the system the features to be examined, their relations, and their acceptable
tolerances.
Detection/Verification: Consists of matching the extracted features from
the part under inspection with those of the model. A typical detection proce
dure involves simple comparison operation. These methods are computationally
intensive if computed digitally. The detection process becomes very ineffective
if the part to be inspected is noisy and is located at random positions. De
tection using representative features and their relationships provide a way to
inspect a part and locate defects on the basis of measurements taken from key
features. This approach is more robust and effective.
Boundary Analysis: in which models of good boundaries are compared
with those of the board being inspected [22, 23].
Thinning, Contraction and Expansion: These are image-to-image trans
formation operations [24, 25]. These operations are defined using neighborhood
connectivity relations. An expansion sets all background pixels in an image to
foreground pixel value, if any one of the neighboring pixel value is equal to fore
ground pixel value. Contraction is realized by first expanding the complement
of an image and then taking the complement of the result. Thinning reduces an
entity to its skeleton, a simplified version contained in the original entity that
retains the basic shape of an entity. Unlike expansion or contraction, thinning
maintains the connectivity [26] of an entity and preserves its holes (none are re
moved or added). Different definitions and implementations of these operations
can be found in [27, 28, 29, 30].
Morphology: Refers to a branch of nonlinear image processing and anal
ysis. The basic idea is to probe an image with a structuring element and to
quantify the manner in which the structuring element fits (or does not fit)
within the image. The operations of dilation, erosion, opening, closing, etc are
used in this type of image processing. A complete treatment on this subject
can be found in [31, 32].

Algorithms
A large number of PCB inspection algorithms have been proposed in the
literature, Figure 3 shows the classification of these algorithms. In general, they
fall into one of three categories: reference comparison (or referential approach),
non-referential approach, and hybrid approaches - which involve a combination
of more than one of the methods. The reference comparison approach uses
complete knowledge of the circuit under test, whereas the design-rule verifica
tion approach uses knowledge of properties common to a circuit family but not
knowledge of the specific circuit under test. There are two types of reference
comparison methods: the simpler approaches involve some kind of direct im
age comparison, between pixels in the test image and in an idealized reference
image. Somewhat more sophisticated approaches involve recognition of circuit
features in the test image followed by a comparison against a set of reference
features. The non-referential approaches either work on the assumption that
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features are simple geometric shapes and the defects are unexpected irregular
features or on directly verifying the design rules. Basically these methods, use
local neighborhood processing techniques over the image to be inspected. In
these methods the task is to determine whether each feature falls within the
required dimensions. This approach does not require precise alignment, but
might miss large flaws and distorted features.

3
3.1
3.1 .1

Referential Modeling
Image Comparison Techniques
Image Subtraction

Image subtraction is the most simple and direct approach to the PCB inspection
problem. The board to be inspected is scanned and its image is compared
against the image of an ideal part. The subtracted image, showing defects, can
subsequently be displayed and analyzed. Figure 4 shows this direct subtraction
process as a logical XOR operation on the subimage patterns of the PCB. This
technique suffers from many practical problems, including registration, color
variation, reflectivity variation, and lighting sensitivity. One other problem is
that statistical analysis must be performed to determine if differences are due to
nonconformities or due to alignment. Hara et al [33] has experimented with the
image subtraction technique by comparing fluorescent light images. The paper
shows the superiority of this method over reflected light inspection system [34].
3 .1 .2

Feature M atching

Feature matching is an improved form of the image subtraction, where the ex
tracted features from the object and those defined by the model are compared.
The advantage of this matching is that it greatly compresses the data for stor
age, and at the same time reduces the sensitivity of the input data and enhances
the robustness of the system. This matching process is called template match
ing, One of, the major limitations of template matching for inspection is that
an enormous number of templates must often be used, making the procedure
computationally expensive. This problem can be eliminated if the features to be
matched are invariant of size, location and rotation. Example template match
ing procedure is cross-correlation matching followed by a scalar subtraction
measurements. The disadvantages of this method are that it requires a large
data storage for the ideal PCB patterns, precise registration is necessary for
comparison. It is sensitive to illumination and digitization conditions, and the
method lacks flexibility. Hara et al [33, 35, 36] uses a defect detection method
based on feature extraction and comparison. Large defects are detected by
extraction of boundaries in a direction different from that of the boundaries of
the reference pattern using H k x )H kyi Hk45, and HK_45 operator templates in
the four directions (0°, 90°,+45°, -45°) as shown in Figure 5(a). This method
is used for detection of all defects of width greater than a fixed value and for
isolated defects. Narrow defects, like fine wiring and whiskers are detected
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Figure 4: Image Subtraction
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by extracting the fine patterns using
h^X) /i£45, and /i£_45 operator tem
plates, shown in Figure 5(b), searching in four directions (CF, 90°, +45°, —45°).
The final result of extraction is a logical AND of the four direction features
extracted. The sizes of the templates if** are not fixed and can be regulated
by setting limits on the length, inclination and widths of the patterns. These
different sizes are necessary to precisely identify the boundaries, as the trace
pattern widths may change and also big hops can be made using larger tem
plate sizes in the uninteresting regions (eg. which do not have trace pixels),
thus reducing unnecessary computation time. The hf+ operators detect narrow
(fine) defects not extracted as boundary lines using if** operators. The sizes of
these templates depend on the widths of the flaws to be detected. Figure 5(c)
shows a PCB sub-image pattern with its boundary extracted using if** and
hf feature extraction operators. Figure 5(d) shows a defective PCB pattern
and its boundary. Figure 5(e) and 5(f) show the application of HKY and h%x
operators respectively. The comparison step involves the comparison of the
extracted features of the reference image with that of the extracted features of
the test image.
3 .1 .3

P hase-O nly M eth od

David et al in their paper [37] discusses an alternative method to standard
template matching technique which is based on phase-only imaging. A phase
only image is an image which has unit power spectral density amplitude so
that all information is contained in the phase. Phase-only image comparison
has the properties of redundancy removal and edge enhancement. The method
uses Fourier transform, whitens (normalizing the resultant image to spread over
the entire grey scale range), and then inverse Fourier transforms an image pair
to produce a map of significant image differences. Because the correlation of
any pair of data points in the image are removed, all periodic components of
the image gets suppressed. Two similar images can be compared by creat
ing a composite image by placing them side-by-side and applying a phase-only
transformation at once. If the two images are very similar, a strong periodic
component with period equal to the subimage spacing appears in the spectrum
of the composite image. By suppressing this component, all points which corre
spond to the two subimages will be suppressed, and only the differences remain.
The paper presented examples of real and simulated images with different il
lumination levels, lighting gradients and board substrate colors, all compared
with the same master reference.
This method has advantages over conventional template matching/comparison
techniques because of its light intensity invariance, insensitivity to illumination
gradients, tolerance to misregistration of the images to be compared, and invari
ance to translation. The method suffers from the disadvantage that it requires
considerably large amount of computational time compared to simple template
matching methods.
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3.2

Model-Based Methods

The selection of a suitable model representational structure strongly effects the
performance of the system. There are many structures used for model represen
tation, such as the string, the tree, and the graph. One of the approaches that
falls into model based techniques is the syntactic approach, also called string
matching technique. In syntactic approach [38, 39] a PCB image is encoded
into finite alphabets. The method involves tracing the boundary to produce an
ordered list of boundary points, and analyzing the shape to produce syntactic
description of the shape. The detection of defects then involves the detection
of local defective features expressed in finite expressions. One major limitation
of this approach is that the choice of primitives in quantifying the basic shape
involved in the patterns is a difficult problem. This makes the approach not
applicable for a real time application like this.
3*2.1

Graph M atching M ethod s

The graph matching methods arc based on the structural, topological, and geo
metric properties of the image. The idea is based on the topological/structural
comparison which compares the standard graph obtained from the conductors
and insulator images of the reference PCB with those of inspection boards. For
example topological information incorporates a weighted graph composed of
several types of nodes, edges, connections, and their location [40].

3.2.1.1 Attributed Graph
Darwish et al [27] proposed a method that works in two main steps. In the first
step, the image is transformed into a collection of nodes that describes the 2-D
shape of the different objects in the image. These nodes are connected together
depending on relational properties between primitives belonging to the same
object and between different objects. Spatial relations are added to the graph
in the form of directed attributes, which describes connectivity and neighbor
hood relationships. This graph is called an attributed graph(AG). The second
step involves model verification process. This matching process between the
inspected and model patterns is the most time-consuming step during inspec
tion. A similarity evaluation function is used to measure how well the scene
graph matches the model graph. The complexity of matching AGs is very large,
since every node of an AG joins the coupling permutation at each iteration for
every attributed relationship. This problem is overcome in [28] by reducing the
large amount of unnecessary computations done in evaluating scores between
impossible couples during the exhaustive permutations. The following section
discusses the improvised method.

3.2.1.2 Pattern Attributed Hypergraph
Sun and Tsai [28] presents a representation called pattern attributed hypergraph (PAHG) and a structural inspection algorithm. The proposed graph,
called PAHG, describes all segmented regions and the spatial relationship among
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them. These segmented regions are represented by a regional attributed graph
(RAG) that represents a set of primitive features connected to one another
within a region, which is the bottom level of PAHG. The top level of PAHG
contains regional features and the spatial relations among them. This represen
tation allows to prune the search space by performing only selective matching
operations during the matching phase, thereby reducing the inspection time.
This new representation where the information is represented in two different
levels is a major improvement over the attributed graph method. Figures 6(a),
6(b) and 6(c) show all the steps involved in the construction of the bottom level
of PAHG. This step involves thinning of the binary image, then smoothing the
thinned image using pruning operation in order to eliminate spurious effects
in thinning and then labeling the pruned pattern. Figure 6(a) is thinned to
obtain Figure 6(b). Figure 6(c) is the labeled graph obtained after pruning
the Figure 6(b). Figure 6(d) shows the RAG constructed for the sub-pattern
of the PCB pattern A. Figure 6(e) shows the PAHG for the complete PCB
sub-pattern shown in Figure 6(a). The matching algorithm proposed works by
(a) verifying the top level of PAHG on the scene model and reference model
(Figures 6(e) and 6(g) are compared at this level, where the faults like open are
easily caught), (b) finding the corresponding pairs of RAG ’s by evaluating the
confidence scores between two PAHGs and the pair of RAGs, and (c) verifying
each RAG of the scene model with the corresponding RAG of the reference
model.

4

Non-Referential Inspection

Non-Referential methods do not need any reference pattern to work with, they
work on idea that a pattern is defective if it does not conform with the de
sign specification standards. They basically use the design-specification knowl
edge in verifying the board to be inspected. Applying the design-rule verifica
tion process directly to the image patterns is a time consuming process, and
hence the response time of the system decreases. These methods are also called
design-rule verification methods, or generic property verification methods. Usu
ally these methods process/transform the image into a form which reduces the
verification time. Expansion-contraction methods employ pixel-neighborhood
processing operations like, expansion, contraction, thinning, or morphological
operations like erosion, dilation, etc in the pre-processing stage. The operators
are designed in such a way that they embed the design specifications in them
and the result of applying these operators directly reflects the discrepancies in
the image patterns, if any exist. Design-specification information is embedded
in these operators, such that the transformations generate images that could
be easily interpreted for defects. The advantage of these operations is that
they are simple to apply and easy to implement in hardware. Encoding tech
niques also transform the image patterns and the verification phase involves
interpreting these transformed patterns: by extracting the topological features
and imposing localized constraints such as minimum or maximum widths to
detect anomalies. The disadvantage of these non-referential methods is that
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work well in identifying only some kind of defects, such as in the verification of
widths and spacing violations.

4.1

Expansion/Contraction Methods

The inspection involves the expansion-contraction process, which does not re
quire any predefined model of perfect patterns. Ye and Danielson [26] presented
an algorithm for verifying minimum conductor and insulator trace widths. The
method iteratively applies shrinking (similar to contraction operation) and con
nectivity preserving shrinking (similar to thinning) operations on the image. Af
ter some number of iterations, the difference (logical AND) between the results
gives the defects present in the patterns. The main advantage of non-referential
methods is that the alignment problem is eliminated. But, the problem with
these methods is that different pre-processing algorithms are to be applied to
check different violations in the board, which automatically decreases the re
sponse time of the system.
4 .1 .1

Expansion and Contraction using Form atting Filter

Griffin et al discusses about a nonreferential inspection algorithm in [41, 42]
which is a variation of shrinking method given by Mandeville [29]. In this
method, the image is first enhanced by a formatting filter and then the connec
tivity through the circuit trace is checked. The formatting filter classifies each
pixel of the observed circuit board into one of three types: trace type, board
type or indeterminate type. A pixel is classified a trace (board) type if it is
surrounded by a circle of trace (board) pixels with a minimum radius. If this ra
dius is equal to specified minimum then at that point the trace (board) satisfies
minimum trace (board) requirement. Pixels which are not classified as either
trace type or board type are classified as indeterminate. Figure 7(a) shows a
PCB sub-image whose output pattern would look like Figure 7(b) after format
filtering. This classification provides a means to check for open/partial opens,
minimum trace spacings and surface nonconformities on the circuit boards. Fig
ure 7(c) shows a defective PCB sub-image, which has a mouse bite, wrong size
hole and conductor too close defects, and whose output pattern looks like Figure
7(d) after format filtering. Opens/partial opens are identified by checking for
connectivity along the trace, where failure of minimum width requirement indi
cates a break in the connectivity. Minimum spacing requirements are checked
by verifying if there are any of the indeterminate pixels of one trace connected
to indeterminate pixels of another trace, if exists, then the minimum spacing
requirements are not satisfied. Surface nonconformities like scratches and dust
are inspected after the algorithm for width and spacing requirements have been
performed. These nonconformities are identified to be the areas of high inten
sity pixels by subtracting the metal trace pixels from the image whose lighting
configuration is such that the source is at an acute angle to the board.
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4 .1.2

Morphological Processing

The system proposed by [43] makes use of defect detection algorithms which
are derived using image transformations based on mathematical morphology.
The system detects: violations of minimum land width requirement (MLW),
violation of minimum conductor spacing requirement (MCS), and the violation
of minimum conductor trace width requirement (M CTW ). The fundamental
operations used in the transformations are hit/miss transformation, erosion
operation, dilation operation, and symmetrical thinning. The PCB images
are supposed to be 3-level digital images as shown in Figure 8(a): substrate
pixels with value 0, conducting structure pixel values with value 1, and holes
with value 2, A segmentation algorithm which separates the conductor lands
surrounding the holes from the conductor traces is employed. This enables the
system to apply design rule checking easily and thus avoiding false alarms. The
following steps depict the algorithm:
1. the original image is transformed using the following rule 0 — > 0, 1 — >
0 and 2 — > 1. Figure 8(b) shows the resultant binary image.
2. the hole locations are enlarged, as shown in Figure 8(c), such that they
cover the surrounding lands using dilation operation.
3. transform the original image by the rule 0 — > 0 , 1 — > 1 , and 2 — > 0.
Figure 8(d) shows the resultant binary image.
4. Images obtained in steps 2 and 3 are ANDed. The resultant image after
this operation on Figures 8(c) and 8(d) is shown in Figure 8(e).
5. Images in step 3 and 4 are EXORed, resulting the conductor trace image,
as shown in Figure 8(f).
Algorithm for verifying minimum conductor spacing (MCS) works as follows.
The algorithm can be easily understood with the help of Figure 9, which depicts
each step in the process.

Algorithm verifying M CS requirement
• dilate the original PCB image by an isotropic elliptical structuring ele
ment. The resultant image is shown in Figure 9(b).
• the above image is symmetrically thinned and pruned to remove hair like
protrusions. The resultant image is ORed with the original image. Figure
9(c) shows the application of this step.
• the original image is EXORed with the image obtained in the previous
step, thus obtaining defective patterns as shown in Figure 9(d).
Similar algorithms are presented for verifying MLW and M CTW require
ments. Also, a faster algorithm to speed-up the complete process is presented,
which makes use of 2-D convolution and table look up operations as a means
to implement morphological operations. The main advantage of morphological
operations is that they are simple and easy to implement in hardware.
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4.2

Encoding Techniques

4.2.1

Boundary Analysis using Freeman Chain Coding

West et al [44, 45] gives a boundary analysis technique to detect faults by using
Freeman chain coding [46] to describe the boundaries. For small faults, the
method works in three stages: (i) compares the Euclidean distance and the
boundary distance between two points on the boundary that are a constant
number of chain code segments apart. The method works on the assumption
that, for a normal boundary, the difference will be small, but for a defective
boundary the difference will be large, (ii) Initially the adjacent curvature codes
that have the same sign are combined making the sharp corners more visible in
the processed corner data. This corner combination is sufficient to discriminate
different faults, like nicks, bumps, etc, using the sign of the codes. These
edge corners on the boundary are processed using three different corner fault
models by traversing along the boundaries in a clockwise direction. Again the
Euclidean distance and the boundary distance between two points on the corner
models are calculated for filtering, (iii) In stage three the severity of the faults
obtained in stage two is calculated. Large faults are detected by dividing the
complete board into small squared regions and assigning the number of track
pixels in each region to that region as the area count. Comparing this area
count of each region with that of a reference board would reveal large defects.
4 .2.2

R un-Length Encoding

Sterling’s run length encoding method [47, 48] determines the positions of the
edges of the conductor on each scan line, which provides a convenient means
of linking the information on a scan line to the previous scan lines. The in
spection process involves the tracking of regions from scan line to scan line, the
extraction of topological features and the detection of anomalies by imposing
localized constraints such as minimum and maximum conductor width. The
run-length based technique developed by Thibadeau [15] analyses both verti
cal and horizontal histograms of run-length. The method counts continuous
runs of trace pixels along every row and column of the PCB image and con
structs a histogram. This histogram reflects very short horizontal runs along
a horizontal edge or vertical runs along a vertical edge. Also line-width of the
conductors gets reflected in the histogram which is useful to detect flaws. The
conductor minimum width requirement is verified by checking if run-length of
pixels is shorter than a threshold value. The main advantage of this technique
is that it eliminates the need for precise alignment and enables the process to
be implemented in hardware.

5

Hybrid Inspection Methods

The hybrid flaw-detection techniques increase the efficiency of the system by
making use of both referential and design-rule techniques, exploiting the strengths
and overcoming the weaknesses of each of the methods. These methods have
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added advantage that they cover a large variety of defects compared to either
referential or non-reference methods alone. For example, most of the designrule verification methods are limited to verifying minimum conductor trace and
land widths, spacing violations, etc. These methods can detect missing features
or extraneous features like isolated blobs, etc.

5.1

Generic Method

The generic method is a combination of referential and non-referential inspec
tion algorithms. As Mandeville explains in [29], it is a synthesis of referencecomparison and generic-property approaches. The method does not compare
a reference image and the test image pixel-by-pixel, it eliminates the need for
the storage requirement, generation, registration, and the comparison of a ref
erence image with the test image. Instead, the method compares a small list
of predicted feature types and locations with a list of detected features. This
method is a major improvement over design rule approaches because it can de
tect missing features and extraneous circuitization that looks like good features.
Unlike most design rule approaches, this method is not limited to verifying just
minimum conductor trace width and spacing; it also verifies pads, various trace
connections, isolated blobs, holes, etc. Most of the false-alarms that can occur
in design-rule approaches are overcome in this technique.
The method makes use of image-to-image transform operations like contrac
tion, thinning, expansion, etc. The observation that the local geometric and
global topological correctness of typical circuit features can be inferred from the
correctness of skeletal versions of the circuit features in a test image, is used in
the analysis of the printed circuit patterns. The method works as follows:
• transform the image to obtain skeletal image from which defects and good
circuit features can easily be detected.
• compare the detected feature list with a design feature list generated from
circuit design data.
• conflicting features imply defects.
The fact that the presence of 0-, 1-, T- and blob-joins is sufficient to infer
the existence of typical defects. Figure 10(a) shows these joins: where an njoin is a nonzero element with n nonzero 8-neighbors (0 < n < 8); a T-join
is a 3-join whose 8-neighbors are skeletal elements; a blob-join is a skeletal
element with an 8-neighbor that is not a skeletal element. In the Figure 10(a),
X is blob-join, s is a skeletal element (a nonzero element necessary to maintain
the connectivity of its 8-neighbors), and b is a boundary element (a nonzero
element with a zero 8-neighbor).
The method can be used in: verifying minimum conductor trace width and
detecting open circuits, detecting excessive trace width, verifying minimum
spacing and detecting short circuits, and verifying pad position, area, shape,
and trace-to-pad connections.
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Algorithm for verifying minimum conductor trace width (M C T W )
The algorithm works on the binary version of the test image as follows:
• alternately 4- and 8-thin the binary image (^) times. Figure 10(c) depicts
the result of applying this operation on the original PCB sub-pattern in
Figure 10(b).
• 8-thin ( y — j ) times the image obtained in previous step. Figure 10(d)
depicts the 8-thinned output of Figure 10(c).
• detect 1- and blob-joins in thinned image obtained in previous step.
• compare the detected features in previous step with design list:
— if 1-joins is not in design list, this implies trace width violations. The
square boxes in Figure 10(e) are 1-joins, which implies the presence
of defects (open).
— if 1- and blob-joins in design list are not in detected features, then
the image is missing these features.
Where W is llie nominal trace width and w is the minimum acceptable trace
width, less than W . Each of the algorithms presented in the paper use a differ
ent thinning process such that a particular class induces a known corresponding
class of skeletal features that can easily and reliably be detected.

5.2

Pattern Detection using Boundary Analysis

The inspection system proposed by Benhabib et al [19] uses a hybrid flawdetection technique based on pattern-detection and boundary-analysis tech
niques. For conductor flaws, the boundary-analysis algorithm locates areas
that could have potential flaws, these are marked as non-standard edges, which
are analyzed by a pattern-detection system to measure conductor widths. Thus
this technique significantly increases the speed of the pattern-detection algo
rithm by isolating the conductor measurements only to those locations that
could be flaws. Similarly, a pattern-detection algorithm measures land-widths
for hole flaws, after locating the hole centers using an image subtraction tech
nique.
Flaw alnalysis for conductors involves:
(a) edge detection, where four edge-pixel templates, shown in Figure 11(a),
are used to determine whether the pixels in a window belong to an edge of a
conductor in the image.
(b) non-standard edge pixel determination where edge-pixels are classified
as either standard or non-standard based on a set of horizontal, vertical and
diagonal edge-templates, as shown in Figure 11(b). An edge-pixel that does
not match any of the templates is considered to be a potential flaw location,
hence marked as non-standard.
(c) edge-normal determination, where three different operators (T, Y, /) ,
shown in Figure 11(c), are used to determine the edge-normals of non-standard
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Identified

conductor edge-pixels. First the T-operator is applied and if each pixel under
this operator is classified as substrate, then the edge-normal is in the direction
indicated by the operator base. When this operator fails, usually at internal
square corners of conductors, the Y-operator is next applied at these locations.
When both operators fail, the I-operator is applied.
(d)
Flaw detection, involves five different steps: (i) the non-standard edgepixel and its counterpart on the opposite edge of the conductor are examined
to determine whether they belong to a land or a conductor, (ii) the conduc
tor width is compared with a specified minimum value to determine if there
exists a flaw, (iii) the pin-hole size is compared, as a percentage with a spec
ified maximum value to determine if there exists a flaw, (iv) the interconduc
tor spacing is measured by counting substrate pixels in the opposite-normal
direction until the first edge-pixel of the next conductor is located. This is
compared with a minimum specified value to verify the existence of a flaw, and
(v) a conductor-break-detection is performed by tracing from the current non
standard edge-pixel to the opposite edge-pixel along the edge of the conductor.
If the trace succeeds within a specified number of edge-pixels, there exists a
conductor break.

6

Summary

Back in the early 80’s, machine vision was mostly smoke and mirrors - and a
lot of credibility was lost because the technology was just not mature enough.
Today, with the advances made over the last decade, we see machine vision
answering the manufacturing industry’s need to improve product quality and
increase productivity. This study presented a survey of algorithms for visual in
spection of printed circuit boards. The algorithms are not exhaustive in nature,
but cover a broad variety of them conveying the main idea and the approach. A
classification tree of the algorithms is presented. The classification divides the
techniques into three basic classes: reference comparison in which production
boards are compared with a database or golden board patterns, design rule
checking provides for making measurements that are checked against predeter
mined quality rules, hybrid techniques combine both in selectively performing
pattern matches as well as design rule measurements compared against a sta
tistical model built from production board data. The major limitation of all
the existing inspection systems is that all the algorithms need a special hard
ware platform in order to achieve the desired real-time speeds, which make the
systems extremely expensive. Any improvements in speeding up the computa
tion process algorithmically could reduce the cost of these systems drastically.
However, they remain as a better option when deciding between increasingly
error prone and slow manual inspection and higher productivity.
Acknowledgments - The authors would like to acknowledge Dr. Bruce
McMillin, for his valuable suggestions in improving the quality of this report.
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